High performance sensorless AC drives require the exact knowledge of the motor phase voltage in the whole speed range. The use of specific voltage sensors can be avoided if the reference voltage signals can be used instead of the actual (measured) phase voltages. Thus, an accurate compensation of inverter non-idealities is of great interest, and it represents the target of this work. The proposed algorithm overcomes the imprecision of the compensation, which arises in most of the existing methods, caused by an advanced sampling of the phase currents polarity with respect to the switching instants. The implementation of the proposed technique has been made possible solely by the use of an FPGA component, which proves, once more, to be a very attractive co-processor in modern DSP-based digital drives.
Introduction
In power voltage inverters, the dead time (DT) compensation is normally accomplished by the microprocessor or digital signal processor (DSP) by measuring the currents at the beginning and sometimes also at the middle of the switching period [4, 13, 15] . Inherently, this technique is inaccurate when the phase current sign changes within the switching period itself, and the effects are particularly annoying both at low current levels and in presence of high ripple components. This paper describes the implementation of an improved FPGA-based dead time compensation, where the current signs are sampled just before each programmed switching edge. As a result, the dead time effect, that is the worst inverter nonideality, is exactly compensated within the same switching period. The result is a flexible, fast and precise SVM module, with sensible improvement in the current harmonic content even at low modulation indexes. An accurate compensation strategy also enables the use of the reference voltages instead of the actual phase voltages in any control algorithm. This feature is particularly useful in sensorless drives, since it eliminates additional voltage sensors [3, 5] . As regards the implementation, the trend in the control hardware of advanced electrical drives seems to be the joint use of fixedpoint DSP and Flexible Programmable Gate Arrays (FPGA) [1, 2, 6, 8, 10, 11, 12] . As the latter products gain market shares and their cost decreases, larger portions of control code, formerly addressed to DSP, migrate to FPGA. The reason lies in the poor DSP software portability towards any product upgrade. Even if the use of Assembly or C languages is widespread, the software is heavily linked to the DSP structure [9] , so that the change of the processor in a control board usually implies a waste of 30-40% of the initial development time. On the other hand, the FPGA are programmed by hardware description languages, for example VHDL, virtually independent from a particular component or manufacturer. The challenge is the efficient design of the algorithm that has to be pursued by a synergy between microelectronics experts and drives engineers. The result will be the creation of a library of optimised VHDL modules that incorporates the best expertise on each part of the drive [7, 14, 17, 18] . The proposed improved SVM technique aims to be a step toward this direction. The portability is intrinsic and also the flexibility will be preserved, since all new solutions can be evaluated and included in the library. Moreover, the extremely fast FPGA computation time will allow getting much higher throughput, overcoming the typical bottlenecks of DSP sequential algorithms mentioned at the beginning.
Dead time effects
Power switching devices, as Mosfets or IGBTs, require a finite time to toggle between ON and OFF states. In order to prevent any DC bus short-through fault, it is necessary to insert a delay to the turn-on of each inverter device in order to give sufficient time to complementary device to switch-off. This delay is usually referred as the switching dead time, or blanking time. The direct consequence of dead times is the onset of a phase voltage distortion. A very compact notation can be introduced for the definition of a space vector distortion voltage u se that accounts for all three inverter poles. In a stationary reference frame (α, β), the demanded and the actual space vectors, respectively u s * and u s , are related by:
where U dc is the DC bus voltage, t d is the dead time and T c is the switching period. The sign-vector, sgn (i s ), is a unit amplitude vector expressed as ( ) 
For continuous unipolar currents during each modulation cycle, there are only six possible vectors defined by (1) , which are oriented along the active inverter states. This analysis is valid only if the polarities of the currents do not change during the modulation cycle. However, if one or more of the phase currents changes polarity, the nature of the dead time distortion is altered, and different modes of operation have to be considered. For example, it can be shown that if the polarity of any phase current changes twice in one modulation cycle, the actual applied pole voltage is equal to the reference and there is no dead time distortion in that phase. It is possible to introduce a slight modification of the sign function to account for these additional inverter modes of operation. Defining:
where the middle condition refers to a current that changes polarity twice during the switching period, the dead time distortion voltage vector may be written compactly as: 
The first case covers the six operating modes already discussed. Both the second and third terms each introduce six new distorting vectors. It can be seen that there is a total of thirteen new distortion vectors introduced by this more complete analysis of the dead time effect. For reasonable large fundamental current amplitudes, these new operating modes are only present for very short periods or not at all. Since detection or prediction of these cases is extremely difficult in practice, with normal drive-oriented processors, most compensation strategies refer only to the six simple cases discussed earlier. Conversely, the use of an FPGAbased modulator gives additional degree of freedom in the dead time compensation, as it will be shown in the next paragraph.
The proposed dead time compensation
Due to the inherent limitation of the DSP timing structure, the correction based on the current sampled at time (k-1)T c can be performed only at the subsequent switching period, i.e. those starting at instant kT c .
The procedure has a potential source of error, since the actual current sign during the IGBT commutation can differ from the one sampled at time (k-1)T c . Actually, even a current sampled at the beginning of the kT c cycle could differ from the sign of the same current during the commutation. This would result in a further distortion, instead of a compensation, whose effects are particularly evident during the zero crossing at low current levels.
In the proposed work, the current sign of each inverter phase is sampled only few tens of nanoseconds before the switching edge, to perform an effective real-time DT compensation. Fig.1 reports the essentials of the proposed compensation strategy. Depending on the sign of the actual phase current, the falling edge of either the lower switch (positive phase current) or the upper switch (negative phase current) is anticipated by t d . As said, for each inverter leg the current sign is sampled just before the programmed forthcoming edge.
As an example, let us focus on the desired voltage first pulse, in Fig.1 . The current is sampled at time t x , which leads by t d the rising edge of the reference pulse. If the sign of the current is positive, the falling edge command to the bottom transistor is issued immediately. This is equivalent to anticipate, that is to enlarge, the reference pulse by t d , thus compensating the dead time effect for positive current (1). Conversely, if the sampled current is negative, the switching command remains as the conventional uncompensated SVM, until the reference falling edge event, when the procedure is repeated and reversed (Fig.1) .
It is worth to put in evidence that the outlined sequence can be performed only by an FPGA, while is out of the possibility of a DSP or microprocessor, which generally has a timing structure based on timers and registers that can to be set at least at the beginning of each modulation cycle, but not during the cycle itself.
The hardware setup
The complete drive schematic is reported in Fig.2 . Since the main target is the validation of the SVM algorithm, a simple V/Hz technique [16] has been adopted as IM control strategy. From the speed reference ω*, the DSP calculates the reference voltage vector u n *, as output of the selected IM control strategy. In this work, u n * is normalised with respect to dc bus voltage U dc , and it can be expressed in a generic frame. The normalised reference voltage is given to the FPGA by using 9 bits in a two-complement notation. The angular position ϑ dq (t) of the selected coordinates system with respect to the stationary frame is given as 12-bit input to the FPGAbased space vector modulator (Fig.2) . A hardware circuitry extracts the signs of the phase currents, which are given to the FPGA digital input. Note that A/D converters are not needed, since comparators through FPGA I/O pins can detect the current signs. The FPGA implementation has also two additional inputs, T c and mode. The maximum clock frequency found after the implementation process has been 38 MHz. The experiments has been conducted with a 33 MHz clock because of an 33 MHz oscillator was already available on the evaluation board. The cost of the Altera Apex FPGA used in this project was of about 100$. Nevertheless, the same VHDL code can be synthesised without changes for a different low cost FPGA from Altera Cyclone family, whose cost for high-volume applications is less than 1$ per 1,000 LE [19] . Considering that the PWM algorithm uses less than 5,000 LE it is possible to say that a 5 $ FPGA is sufficient for the implementation. The design described in this paper has been completely written in VHDL code, and it has required six month/man of a designer to be completed.
Experimental results
First, the switching patterns produced by the FPGA based modulator has been measured and analysed. Fig.3 and Fig.4 show the case without and with compensation respectively. In Fig.4 a negative current was detected at t x =10µs. Consequently, the falling edge of the upper transistor is immediately triggered. The net result is an actual inverter voltage pulse equal to the desired SVM signal, opposite to Fig.3 , in which the difference between commanded and actual voltage is evident. Fig.6 to Fig.8 show the current spectrum, in case of no compensation, conventional DSP compensation, with current sign sampled at the beginning and at the middle of each switching period [1] , and for the proposed technique. The current amplitude and frequency were selected sufficiently low, for a better comparison among the different strategies. The advantages over the non-compensated SVM are quite evident. Moreover, the comparison between Fig.7 and Fig.8 highlights the improvements of the proposed technique over the compensation achievable with a microprocessor. Some even harmonics, of little influence, are still present, but the reductions in the dominant 5th and 7th harmonics are of 8.3 dB and 5.3 dB respectively. Some improvements are also evident for higher order harmonics, such as the 11 th and 13 th harmonics. Depending on working conditions, the current sign sampled at the beginning and at the middle of each switching period can sensibly differ from the correct one, as reported in Fig.9 . It reports the exclusive-OR elaboration of the above mentioned current sign signals detected during the experiments related to Fig.7 . When the current signals detected by the two different strategies are different, their XOR function is a logic high. Fig.9 shows that the mismatch is not negligible, and this accounts for the differences between the frequency spectra of Fig.7 and Fig.8 . An expanded view of the XOR signal at current zero-crossing is shown in Fig.10 , together with the SVM command to the upper switch of one inverter leg. It is worth to note that a wrong current sign is detected for about 1 ms, which is 1.6% of the fundamental period. Of course, this figure changes depending on the current level and ripple amplitude. The experiments have also highlighted how a current sign mismatch induces a wrong DT compensation, which in turn deteriorates the current shape, enlarging the period of the sign mismatch. In some cases, this sequence of events made the phase currents to be worse with the conventional compensation than without it. The improvements in the phase current obtained in this work can be also evaluated qualitatively on the time behaviour of the phase current, shown in Fig.11 and Fig.12 for the non compensated and compensated case respectively. From Figs. 8 and 12 , it is evident that even the improved dead-time compensation is still affected by small compensation errors. Indeed, when the current is very close to zero, then (1) is only a rough approximation of the actual dead-time error since the voltage switch transition is very smooth due to the charge of the switch output capacitor with a very low current level. Since it is measured only the sign of the phase current but not his magnitude, this additional small error can not be compensated. 
Conclusions
The paper illustrates an improved on-line compensation of the dead time effect in a voltage inverter. The hardware platform of the compensated space vector modulator is based on a FPGA component. Due to its extremely fast computation capability, FPGAs perform a dead time compensation using the phase current signs sampled just few nanosecons before the commutation. Any error due to the evaluation of the correct phase current polarity, common to other digital compensation techniques, is avoided. The proposed compensated SVM algorithm is also a step towards the creation of drive-oriented intellectual property (IP) libraries, based on versatile and powerful VHDL language, that in the future could stop the continuous and cumbersome migration of the base control algorithms to the next available DSP or microprocessor.
